

IN THE CLAIMS

This listing of claims replaces all prior listings:

1. (previously presented) An apparatus, said apparatus comprising a semiconductor device and a data-rewritable nonvolatile memory, said data-rewritable nonvolatile memory having a plurality of data blocks wherein boot program instructions are stored in parallel, said boot program instructions comprising a plurality of pages of data, each said page being stored in parallel in at least two data blocks, said semiconductor device comprising a central processing unit (CPU) and a read control circuit (RCC), wherein:
 - the CPU is configured, in part, to specify to the RCC a read position for reading out each page of the boot program instructions stored in the data-rewritable nonvolatile memory at the starting time, said each page being stored in parallel in at least a first respective data block and a second respective data block; and
 - the RCC is configured to (a) determine whether [[a]] the first respective data block is faulty or not according to first data read out from the first respective data block, (b) output the first data to the CPU when the first data block is determined as not faulty, and (c) read, when the first respective data block is determined as faulty, second data from the second respective data block and output said second data to the CPU when said second respective data block is determined as not faulty.
2. (previously presented) The apparatus of claim 1, wherein the read control circuit is configured to determine whether a data block is faulty or not faulty at least according to an error correction code contained in the data read out from the data-rewritable nonvolatile memory.

3. (previously presented) The apparatus of claim 2, wherein the RCC corrects the data and supplies said data to the CPU when said RCC determines that the data is correctable according to the error correction code but otherwise determines that the data block is faulty when it determines that the data is uncorrectable data.
4. (previously presented) The apparatus of claim 1, wherein the RCC is configured to determine that a data block is faulty or not faulty at least according to a block state information contained in the data read out from the data-rewritable nonvolatile memory.
5. (previously presented) The apparatus of claim 4, wherein the RCC determines that the block is faulty when the block state information does not show a predetermined value.
6. (previously presented) The apparatus of claim 4, wherein the block state information is stored in a leading page of each of the blocks storing boot program instructions.
7. (previously presented) The apparatus of claim 1, wherein the data-rewritable nonvolatile memory is a NAND type flash memory.
8. (previously presented) A processing method for starting up a semiconductor device, said device comprising a central processing unit (CPU) and a read control circuit (RCC), said CPU configured, in part, to start by reading out boot program instructions from a data-rewritable nonvolatile memory, said data-rewritable nonvolatile memory having a plurality of data blocks wherein boot program instructions are stored in parallel, said boot program instructions comprising a plurality of pages of data, each said page being stored in parallel in at least two data blocks, the processing method comprising the steps of:
 - the CPU specifying to the RCC a read position for reading out each page of the boot program instructions stored in the data-rewritable nonvolatile memory, said each page being stored in parallel in at least a first respective data block and a second respective data block; and
 - the RCC determining whether the first respective data block is faulty or not

Serial No.: 10/597,353
Docket No.: 09792909-6735
Reply to the Final Office Action of July 20, 2009

according to first data read out from the first respective data block; and
outputting the first data to the CPU when the first data block is determined as not
faulty, and reading, when the first respective data block is determined as faulty, second
data from the second respective data block and outputting said second data to the CPU
when said second respective data block is determined as not faulty.